Week 8: Functions and States

Until now, our programs have been side-effect free.

Therefore, the concept of time wasn't important.

For all programs that terminate, any sequence of actions would have given the same results.

This was also reflected in the substitution model of computation.

Rewriting can be done anywhere in a term, and all rewritings which terminate lead to the same solution.

This is an important result of the λ -calculus, the theory behind functional programming.

1

Stateful Objects

One normally develops the world like a set of objects, some of which have a state that *changes* over the course of time.

An object has a state if its behavior is influenced by its history.

Example: a bank account has a state, because the answer to the question "can I withdraw 100 CHF ?"

can i withdraw 100 Chir :

may vary over the course of the lifetime of the account.

Implementation of State

Every form of mutable state is constructed from variables.

A variable definition is written like a value definition, but with the keyword **var** in place of **val**.

Example:

```
var x: String = "abc"
var count = 111
```

Just like a value definition, a variable definition associates a value with a name.

However, in the case of variable definitions, this association can be changed later through an *assignment*, like in Java.

3

Example:

```
x = "salut"
count = count + 1
```

State in Objects

Objects in the "real world" with state are represented by objects that have some variable members.

4

 $\mathbf{2}$

Example: Here is a class modeling a bank account.

```
class BankAccount {
    private var balance = 0
    def deposit(amount: Int) {
        if (amount > 0) balance = balance + amount
    }
    def withdraw(amount: Int): Int =
        if (0 < amount && amount ≤ balance) {
            balance = balance - amount
            balance
        } else error("insufficient funds")
}</pre>
```



Example: Here is a *scala* session that manipulates bank accounts.

scala> :l bankaccount.scala loading file 'bankaccount.scala' scala> val account = new BankAccount account: BankAccount = BankAccount@1797795scala> account deposit 50 res0: Unit = ()scala> account withdraw 20 res1: Int = 30scala> account withdraw 20 res2: Int = 10scala> account withdraw 15 java.lang.Error: insufficient funds at scala.Predef\$error(Predef.scala:74) at BankAccount\$class.withdraw(bankaccount.scala:13) at < top-level > (console:1)scala>Applying the same operation to an account twice in a row produces

Identity and Change

Assignment poses the new problem of deciding whether two expressions are "the same"

When one excludes assignments and one writes:

val x = E; val y = E

where E is an arbitrary expression, then it is reasonable to assume that \mathbf{x} and \mathbf{y} are the same. That is to say that we could have also written:

val
$$x = E$$
; **val** $y = x$

(This property is usually called referential transparency)

But once we allow the assignment, the two formulations are different. For example:

7

val x = new BankAccount; val y = new BankAccount

 \mathbf{Q} : Are x and y the same?

Operational Equivalence

different results. Clearly, accounts are stateful objects.

To respond to the last question, we must specify what is meant by "the same".

6

The precise meaning of "being the same" is defined by the property of *operational equivalence*.

In a somewhat informal way, this property is stated as follows.

Suppose we have two definitions x and y.

To test if x and y are the same, we must:

- Execute the definitions followed by an arbitrary sequence of operations that involves x and y, observing the possible outcomes.
- Then, execute the definitions with another sequence S' obtained by renaming all occurrences of y by x in S

8

• If the results obtained by executing S' are different, then the expressions x and y are certainly different.



```
scala> val x = new BankAccount
scala> val y = new BankAccount
scala> x deposit 30
30
scala> x withdraw 20
10
```

The final results are different. We conclude that x and y are not the same.

On the other hand, if we define

val x = new BankAccount val y = x

then no sequence of operations can distinguish between \mathbf{x} and \mathbf{y} , so \mathbf{x} and \mathbf{y} are the same in this case.

10

Assignment and Substitution Model

The preceding examples show that our model of computation by substitution cannot be used.

Indeed, according to this model, one can always replace the name of a value by the expression that defines it.

For example, in

 $\begin{array}{l} \textbf{val } \mathbf{x} = \textbf{new } \textit{BankAccount} \\ \textbf{val } \mathbf{y} = \mathbf{x} \end{array}$

the x in the definition of y could be replaced by new BankAccount

But we have seen that this change leads to a different program.

The substitution model ceases to be valid when we add the assignment.

We'll see next week how to modify the model to reflect alternative assignments.

Loops

Theory: Variables make it possible to model all imperative programs. But what about control statements like loops? We can model them using functions. Example: Here is a Scala program that uses a while loop: def power (x: Double, exp: Int): Double = { var r = 1.0 var i = exp while (i > 0) { r = r * x; i = i - 1 } r } In Scala, while is a keyword. But how could we define while by using a function?



for Loops

The **for** loop in Java is an exception; it cannot be modeled simply by a higher-order function.

The reason is that in a Java program of type

for (int i = 1; i < 3; i = i + 1) { System.out.print(i + ""); }

the arguments of **for** contain the *declaration* of the variable i, which is visible in other arguments and in the body.

However, in Scala there exists a similar syntax for **for** loops.

```
for (i \leftarrow List.range(1, 3)) { System.out.print(i + "") }
```

This displays 1 2.

Compare this expression with the following:

```
scala> for (i \leftarrow List.range(1, 3)) yield i List(1, 2)
```

Advanced Example: Discrete Event Simulation

We now consider an example of how assignments and higher-order functions can be combined in interesting ways.

We will construct a digital circuit simulator.

This example also shows how to build programs for discrete event simulation.

Digital Circuits

Let's start with a small description language for digital circuits.

A digital circuit is composed of *wires* and of functional components

Wires transport signals that are transformed by components.

We represent signals using booleans *true* and *false*.

The base components (gates) are:

- The Inverter, whose output is the inverse of its input.
- The AND Gate, whose output is the conjunction of its inputs.
- The OR Gate, whose output is the disjunction of its inputs.

Other components can be constructed by combining these base components.

The components have a reaction time (or delay), i.e. their outputs don't change immediately after a change to their inputs.

17

A Language for Digital Circuits

We describe the elements of a digital circuit using the following Scala classes and functions.

To start with, the class Wire models wires.

Wires can be constructed as follows:

val a = new Wire; val b = new Wire; val c = new Wire

or in the equivalent way:

val a, b, c = new Wire

On the other hand, there exist the following functions:

def inverter(input: Wire, output: Wire): Unit def andGate(a1: Wire, a2: Wire, output: Wire): Unit def orGate(o1: Wire, o2: Wire, output: Wire): Unit

which create base components, as a side effect.

18

```
More complex components can be constructed from these.
For example, a half-adder can be defined as follows:
    def halfAdder(a: Wire, b: Wire, s: Wire, c: Wire) {
        val d = new Wire
        val e = new Wire
        val e = new Wire
        andGate(a, b, c)
        inverter(c, e)
        andGate(d, e, s)
    }
```

This half-adder can in turn be used to define a full adder: def fullAdder(a: Wire, b: Wire, cin: Wire, sum: Wire, cout: Wire) { val s = new Wire val c1 = new Wire halfAdder(a, cin, s, c1) halfAdder(b, s, sum, c2) orGate(c1, c2, cout) }

What do we have left to do?

To continue, the class Wire and the functions inverter, and Gate, and orGate represent a small description language of digital circuits.

We now give the implementation of this class and its functions which allow us to simulate circuits.

These implementations are based on a simple API for discrete event simulation.

21

Simulation API

A discrete event simulator performs actions, specified by the user at a given moment.

An action is a function that doesn't take any parameters and which returns *Unit*:

type $Action = () \Rightarrow Unit$

The time is simulated; it has nothing to with the actual time.

A concrete simulation happens inside an object that inherits from the abstract class *Simulator* which has the following signature:

abstract class Simulator {
 def currentTime : Int
 def afterDelay(delay: Int)(block : ⇒ Unit): Unit
 def run(): Unit

}

22

Here,

 $current Time\ returns\ the\ current\ simulated\ time\ in\ the\ form\ of\ an\ integer.$

afterDelay registers an action to perform after a certain delay (relative to the current time, currentTime).

run performs the simulation until there are no more actions waiting.

The Wire Class

A wire must support three base operations:

- getSignal: Boolean returns the current value of the signal transported by the wire.
- setSignal(sig: Boolean): Unit modifies the value of the signal transported by the wire.
- addAction(a: Action): Unit attaches the specified procedure to the *actions* of the wire. All of the attached actions are executed at each change of the transported signal.

Here is an implementation of the class Wire:

```
class Wire {
    private var sigVal = false
    private var actions: List[Action] = List()
    def getSignal: Boolean = sigVal
    def setSignal(s: Boolean) {
        if (s != sigVal) {
            sigVal = s
                actions foreach (_())
            }
        }
        def addAction(a: Action) {
            actions = a :: actions
            a()
        }
        }
        The state of a wire is modeled by two private variables:
        The sigVal variable represents the current value of the signal.
        The actions variable represents the actions currently attached to the
        sigVal to a state of the signal.
        Action variable represents the actions currently attached to the
        Actions variable represents the actions currently attached to the
        Actions variable represents the actions currently attached to the
        Actions variable represents the actions currently attached to the
        Actions variable represents the actions currently attached to the
        Actions variable represents the actions currently attached to the
        Actions variable represents the actions currently attached to the
        Actions variable represents the actions currently attached to the
        Actions variable represents the actions currently attached to the
        Actions variable represents the actions currently attached to the
        Actions variable represents the actions currently attached to the
        Actions variable represents the actions currently attached to the
        Actions variable represents the actions currently attached to the
        Actions variable represents the actions currently attached to the
        Actions variable represents the actions currently attached to the
        Actions variable represents the actions variable represents the actions variable represents the actions variable represents the actions variable represents the actions variable represents the actions variable represents the actions variable represents the actions variable represents the act
```

wire.

25

The Inverter

We implement the inverter by installing an action on its input wire.

This action produces the inverse of the input signal on the output wire.

The change must be effective after a delay of *InverterDelay* units of simulated time.

We thus obtain the following implementation:

```
def inverter(input: Wire, output: Wire) {
    def invertAction() {
        val inputSig = input.getSignal
        afterDelay(InverterDelay) { output setSignal !inputSig }
    }
    input addAction invertAction
}
```

26

The AND Gate

The AND gate is implemented in a similar way.

The action of an AND gate produces the conjunction of input signals on the output wire.

This must happen after a delay of AndGateDelay units of simulated time.

We thus obtain the following implementation:

```
def andGate(a1: Wire, a2: Wire, output: Wire) {
    def andAction() {
        val a1Sig = a1.getSignal
        val a2Sig = a2.getSignal
        afterDelay(AndGateDelay) { output setSignal (a1Sig & a2Sig) }
    }
    a1 addAction andAction
    a2 addAction andAction
}
```

Exercise: Write the implementation of the OR gate.

Exercise: The OR gate can be defined in the same way by combining inverters and AND gates. Define a function orGate in terms of andGate and inverter. What is the delay of this component?

The Simulation Class

All we have left to do now is to implement the class Simulator.

The idea is to keep, in the *Simulator* object, an agenda of actions to perform.

This agenda is a list of pairs. Each pair is composed of an action and the time when it must be produced.

The agenda list is sorted in such a way that the actions to be performed first are in the beginning.

abstract class Simulator {
 case class WorkItem(time: Int, action: Action)
 private type Agenda = List[WorkItem]
 private var agenda: Agenda = List()

There is also a private variable, $\ensuremath{\mathit{curtime}}$, that contains the current

simulation time: **private var** curtime = 0

29

An application of the afterDelay(delay)(block) method inserts the task $WorkItem(curtime + delay, () \Rightarrow block)$ into the agenda list at the right position.

An application of the run method removes successive elements from the agenda, and performs the associated actions.

This process continues until the agenda is empty:

```
def run() {
    afterDelay(0) {
        println("*** simulation started, time = "+currentTime+" ***")
    }
    while (!agenda.isEmpty) next()
}
```

The *run* method uses the *next* function, which removes the first action in the agenda, executes it, and updates the current time.

The implementations of next and afterDelay are left as an exercise.

30

```
Launching the Simulation
Before launching the simulation, we still need a way to examine the
changes of the signals on the wires.
To this end, we define the function probe.
def probe(name: String, wire: Wire) {
    def probeAction() {
        println(name +" "+ currentTime +" value = "+ wire.getSignal)
        j
        wire addAction probeAction
    }
We now define four wires and we place probes.
```

scala> val input1, input2, sum, carry = new Wire
scala> probe("sum", sum)
scala> probe("carry", carry)

Next, we define a half-adder using these wires:

scala> halfAdder(input1, input2, sum, carry)

We now give the value **true** to input1 and launch the simulation:

scala> input1.setSignal(true); run
*** simulation started, time = 0 ***
sum 0 value = false
carry 0 value = false
sum 8 value = true
scala> input2.setSignal(true); run
*** simulation started, time = 8 ***
carry 11 value = true
sum 15 value = false

etc.

Summary

- State and assignments make our mental model of computation more complicated.
- In particular, we lose referential transparency.
- On the other hand, the assignment allows us to formulate certain programs in an elegant way.
- Example: discrete event simulation.
- Here, a system is represented by a mutable list of *actions*.
- The procedures of actions, when they're called, change the state of objects and can also put in place other actions for the future.
- Like always, the choice between functional and imperative programming must be made depending on the situation.

33